Return to Article Details Checkability of the circuits in FPGA designs according to power dissipation Download Download PDF