Pseudo-ring tests resolution for dynamic single faults in word-oriented memory

  • S. S. Gritcov Technical University of Moldova, Chisinau, Moldova
  • G. F. Sorokin Technical University of Moldova, Chisinau, Moldova
  • T. V. Shestacova Technical University of Moldova, Chisinau, Moldova
Keywords: dynamic single faults, pseudo-ring testing, iteration

Abstract

This paper presents single dynamic faults and methods for their detection. Such dynamic faults as dRDF, dDRDF and dIRF are considered in detail. Also, pseudo-ring testing and the principles of single dynamic faults detecting by pseudo-ring tests are considered. The paper presents the resolution determination results for pseudo-ring tests in relation to these faults in the word-oriented memory. Also, a comparative analysis of the pseudo-ring tests with known March tests is done. The results show that pseudo-ring tests with an algorithmic complexity of (30-60)N, where N is the number of all memory cells, can cover from 75 to 100% of all single dynamic faults. This advantage allows using pseudo-ring tests as an alternative to existing classical and March tests.

References

Borri S., Hage-Hassan M., Girard P., Pravossoudovitch S., Virazel A. Defect-oriented dynamic fault models for embedded-SRAMs. The Eighth IEEE European Test Workshop, 2003, pp. 23–28. https://doi.org/10.1109/ETW.2003.1231664

Van de Goor A. J., Al-Ars Z. Functional memory faults: a formal notation and a taxonomy. 18th IEEE VLSI Test Symposium, Montreal, Que, 2000, pp. 281–289. https://doi.org/10.1109/VTEST.2000.843856

Dilillo L., Girard P., Pravossoudovitch S. et al. Dynamic read destructive fault in embedded-SRAMs: analysis and march test solution. ETS 2004, pp. 140–145. https://doi.org/10.1109/ETSYM.2004.1347645

Dilillo L., Girard P., Pravossoudovitch S. et al. Efficient test of dynamic read destructive faults in SRAM memories. 6th IEEE Latin American Test Workshop, 2005, pp. 40–45.

Yarmolik S., Zankovici A., Ivaniuk A. Marshevye Testy Dlja Samotestirovanja OZU [Marching Tests for RAM Self-Testing]. Minsk: Izdatelskiy tsentr BGU, 2009, 270 p. (Rus)

Kusuma L. Performance analysis of bist algorithm for RAMs. International Journal for Technological Research in Engineering, 2015, vol. 2, iss. 7, pp. 674–678.

Om. S. Al-Mushayt. Concept of pseudo-ring self-test of the RAM. Science International, 2014, vol. 26(2), pp. 755–758.

Bodean G. C. Compact testing of RAM: Schemes, tools and results. Automation, Quality and Testing, Robotics, Cluj-Napoca, Romania, 2008, pp. 227–232.

Grițcov S. Algorithmic complexity of pseudo-ring testing for stuck-at faults. The 5th International Conference «Telecommunications, Electronics and Informatics», UTM, Chisinau, 2015, pp. 75–76.

Grițcov S. ΠП-testirovanie s primeneniem LFSR na osnove privodimykh polinomov, The 5th International Conference «Telecommunications, Electronics and Informatics», UTM, Chisinau, 2015, pp. 130–131.

Hamdioui S., Al-Ars Z., van de Goor A. J. et al. Dynamic faults in random-access-memories: concept, fault models and tests. Journal of Electronic Testing: Theory and Applications, 2003, vol. 19, iss. 2, pp. 195–205. http://dx.doi.org/10.1023/A:1022802010738

Hamdioui S., Al-Ars Z., van de Goor A. J. Testing static and dynamic faults in random access memories. Proceedings of the 20th IEEE VLSI Test Symposium.2002, pp. 395–400. – https://doi.org/10.1109/VTS.2002.1011170

Grițcov S., Sorochin Gh., Șestacova T. Pseudo-ring testing of the FPGA memory using software Nios processor. The 6th International Conference «Telecommunications, Electronics and Informatics», UTM, Chisinau, 2018, pp. 328–331.

Bodean Gh. Coduri nonbinare corectoare de erori [Non-binary codes for error correction]. Chisinau, Editura «Tehnica-UTM», 2010, 550 p. (Md)

Grițcov S., Lazar D., Sorochin Gh. [Development of a simulation system for determining-tests resolution]. The 5th International Conference «Telecommunications, Electronics and Informatics», UTM, Chisinau, 2015, pp. 132–133. (Rus)

Published
2018-12-28